The Hardware Implementation of Motion Object Detection based on Background Subtraction in FPGA

M. MALLESHWARI1
PG Scholar, Dept of ECE, SRTS, Kadapa, AP-INDIA, Email: malli4b3@gmail.com.

MR. P. HARINATH REDDY2
Asst Prof, Dept of ECE, SRTS, Kadapa, AP-INDIA, Email: poreddy.hari@gmail.com.

MR. P. ANJANEYA3
Asst Prof, Dept of ECE, AITS, Kadapa, AP-INDIA, Email: anjaneyaes@gmail.com.

Abstract: Currently, the market requires applications based on image and video processing with several real time constraints. Identifying the moving objects from a video sequence is the fundamental and critical task in robotics, surveillance and many computer vision applications. The commonly used technique is the background subtraction algorithm. There are many challenges in developing a good Background Subtraction algorithm. First, it should be robust to the changes in illumination. Second, it should avoid detecting non stationary objects like papers and shadows. This paper presents a new algorithm to detect moving objects with in a scene acquired by a stationary camera the output data provide a scene characterization allowing a simple and efficient pixel-change detection framework. This yields a good trade-off in terms of robustness and accuracy, with a minimal cost in memory and a low computational complexity. In this paper, a video surveillance-based image processing system is developed on Xilinx Spartan3 Field Programmable Gate Array (FPGA) device using embedded development kit (EDK) tools from Xilinx.

Keywords: Video Surveillance, FPGA, EDK, Micro Blaze, FSL Introduction.

I. INTRODUCTION

Many embedded DSP systems make use of a DSP chip utilizing a single processing core with high-bandwidth memory connections to implement DSP algorithms. In this investigation, we developed an alternative approach based on an embedded FPGA system for image processing. Field Programmable Gate Array (FPGA) is widely used in embedded applications such as automotive, communications, industrial automation, motor control, medical imaging etc. FPGA is chosen due to its reconfigurable ability. Without requiring hardware change-out, the use of FPGA type devices expands the product life by updating data stream files. FPGAs have grown to have the capability to hold an entire system on a single chip mean while, it allows in-platform testing and debugging of the system. Furthermore, it offers the opportunity of utilizing hardware/software co-design to develop a high performance system for different applications by incorporating processors (hardware core processor or software core processor), on-chip busses, memory, and hardware accelerators for specific software functions. In this paper, video surveillance a-based image processing system is developed on a Xilinx Spartan3 Field Programmable Gate Array (FPGA) device using an embedded development kit (EDK) from Xilinx. Video surveillance is one of the most popular transform coding techniques for image and video Segmentation. The video processing and image compression standards such as JPEG, MPEG, and H.26x have adopted as video surveillance the transform coder [1-3]. Consequently, video surveillance is chosen as the algorithm application for the embedded system.

This paper is organized as follows: Section II briefly reviews Moving Object detection. Section III discusses the architecture and design flow of system. Section IV covers different architecture for video surveillance co-processor and compares their performance. Section V and VI involves the numerical results and conclusion part correspondingly.

II. MOVING OBJECT DETECTION

A. Moving Object Extraction

After the background image B(x, y) is obtained, subtract the background image B(x,y) from the current frame Fk(x, y). If the pixel difference is greater than the set threshold T, then determines that the pixels appear in the moving object, otherwise, as the background pixels. The moving object can be detected after threshold operation. Its expression is as follows:

$$D_k(x, y) = \begin{cases} 1 & |F_k(x, y) - B_k(x, y)| > T \\ 0 & \text{others} \end{cases}$$

(1)
Where, Dk (x, y) is the binary image of differential results. T is gray-scale threshold; its size determines the accuracy of object identification. As in the algorithm T is a fixed value, only for an ideal situation, is not suitable for complex environment with lighting changes. Therefore, this paper proposes the dynamic threshold method, we dynamically changes the threshold value according to the lighting changes of the two images obtained.

B. Extraction of Moving Human Body

After median filtering and morphological operations, some accurate edge regions will be got, but the region belongs to the moving human body could not be determined. Through observation, we can find out that when moving object appears, shadow will appear in some regions of the scene. The presence of shadow will affect the accurate extraction of the moving object. By analyzing the characteristics of motion detection, we combine the projection operator with the previous methods. Based on the results of the methods above, adopting the method of combining vertical with horizontal projection to detect the height of the motion region. This can eliminate the impact of the shadow to a certain degree. Then we analyze the vertical projection value and set the threshold value (determined by experience) to remove the pseudo-local maximum value and the pseudo-local minimum value of the vertical projection to determine the number and width of the body in the motion region, we will get the moving human body with precise edge. This article assumes that people in the scene are all in upright-walking state.

Fig.1. The flow chart of moving human body extraction

Human body detection is to identify the corresponding part of human from the moving region. But the extracted moving region may correspond to different moving objects, such as pedestrians, vehicles and other such birds, floating clouds, the swaying tree and other moving objects. Hence we use the shape features of motion regions to further determine whether the moving object is a human being. Judging criteria are as follows the object area is larger than the set threshold the aspect ratio of the object region should conform to the set ratio. If these two conditions are met, the moving object is the moving human body, or is not a human body.

Fig.2. Block diagram

III. ARCHITECTURE

To build an embedded system on Xilinx FPGAs, the embedded development kit (EDK) is used to complete the reconfigurable design. Figure 3 shows the design flow.

Fig.3. Design flow
and then translated into the primitives, mapped on the specific device resources such as Look-up tables, flip-flops, and block memories. The location and interconnections of these device resources are then placed and routed to meet with the timing Constraints. A downloadable .bit file is created for the whole hardware platform. The software side follows the standard embedded software flow to compile the source codes into an executable and linkable file (ELF) format. Meanwhile, a microprocessor software specification (MSS) file and a microprocessor hardware specification (MHS) file are used to define software structure and hardware connection of the system. The EDK uses these files to control the design flow and eventually merge the system into a single downloadable file. The whole design runs on a real-time operating system (RTOS).

IV. VIDEO SURVILLANCE CO–PROCESSOR

There are different ways to include processors inside Xilinx FPGA for System-on-a-Chip (SoC): PowerPC hard processor core, or Xilinx MicroBlaze soft processor core, or user-defined soft processor core in VHDL/Verilog. In this work, The 32-bit MicroBlaze processor is chosen because of the flexibility. The user can tailor the processor with or without advance features, based on the budget of hardware. The advance features include memory management unit, floating processing unit, hardware multiplier, hardware divider, instruction and data cache links etc.

![Fig.4. System Overview](image)

The architecture overview of the system is shown in Figure 4. It can be seen that there are two different buses (i.e., processor local bus (PLB) and fast simplex link (FSLbus) used in the system [5-6]. PLB follows IBM core connect bus architecture, which supports high bandwidth master and slave devices, provides up to 128-bit data bus, up to 64-bit address bus and centralized bus Arbitration. It is a type of shared bus. Besides the access overhead, PLB potentially has the risk of hardware/software incoherent due to bus arbitration. On the other hand, FSL supports point-to-point unidirectional communication. A pair of FSL buses (from processor to peripheral and from peripheral to processor) can form a dedicated high speed bus without arbitration mechanism. Xilinx provides C and assembly language support for easy access. Therefore, most of peripherals are connected to the processor through PLB; the DWT coprocessor is connected through FSL instead.

The current system offers several methods for distributing the data. These methods are a UART, and VGA, and Ethernet controllers. The UART is used for providing an interface to a host computer, allowing user interaction with the system and facilitating data transfer. The VGA core produces a standalone real-time display. The Ethernet connection allows a convenient way to export the data for use and analysis on other systems. In our work, to validate the DWT coprocessor, an image data stream is formed using VISUAL BASIC, then transmitted from the host computer to FPGA board through UART port.

V. EXPERIMENTAL RESULTS

Experiments are performed on gray level images to verify the proposed method. These images are represented by 8 bits/pixel and size is 128x128. Image used for experiments are shown in below figure.

![Fig.5. Background images](image)

The measure and s used for proposed method are as follows:

The entropy (E) is defined as and where s is the set of processed coefficients and p(e) is the probability of processed coefficients. By using entropy, number of bits required for compressed image is calculated. An often used global objective quality measure is the mean square error (MSE).
Where, \(nxm\) is the number of total pixels. \(f(i,j)\) and \(f(i,j)’\) are the pixel values in the original and reconstructed image. The peak to peak signal to noise ratio (PSNR in dB) \([11]\) is calculated as

\[
\text{PSNR} = 10 \log_{10} \left( \frac{\text{Maximum Pixel Value}^2}{MSE} \right)
\]

\(MSE\) (Mean Squared Error) is defined as

\[
MSE = \frac{1}{nxm} \sum_{i=1}^{nxm} (f(i,j) - f(i,j)’)^2
\]

The synthesis report is below

![Synthesis report](image)

VI. CONCLUSIONS

In this paper, a Background Subtraction based reconfigurable system is designed using the EDK tool. Hardware architectures of Motion human detection algorithm have been implemented as a coprocessor in an embedded system. The hardware cost of this architecture is compared for benchmark images. This type of work using EDK can be extended to other applications of embedded system. These two architectures applications compared for benchmark images. This type of work using EDK can be extended to other applications of embedded systems.

VII. REFERENCES


The Hardware Implementation of Motion Object Detection based on Background Subtraction in FPGA


