Implementation of Efficient Integer DCT Architectures for HEVC

D.MOHANA MURALI¹, V.ASHOK KUMAR²
¹GPREC (Autonomous), Kurnool, Andhrapradesh, India, E-mail: dasarimohanamurali@gmail.com.
²GPREC (Autonomous), Kurnool, Andhrapradesh, India, E-mail: vashokkumar404@gmail.com.

Abstract: In this paper, the area- and power-efficient architectures of integer discrete cosine transform (DCT) of different lengths to be used in High Efficiency Video Coding (HEVC) are implemented. An efficient constant matrix-multiplication scheme can be used to derive parallel architectures for 1-D integer DCT of different lengths. The proposed structure could be reusable for DCT of lengths 4, 8, 16, and 32 with a throughput of 32 DCT coefficients per cycle irrespective of the transform size. Moreover, we propose power-efficient structures for folded and full-parallel implementations of 2-D DCT.

Keywords: Discrete Cosine Transform (DCT), H.265, High Efficiency Video Coding (HEVC), Integer Discrete Cosine Transform (DCT), Video Coding.

I. INTRODUCTION

The Discrete Cosine Transform (DCT) plays a vital role in video compression due to its near-optimal decorrelation efficiency [1]. Several variations of integer DCT have been suggested in the last two decades to reduce the computational complexity [2]–[6]. The new H.265/High Efficiency Video Coding (HEVC) standard [7] has been recently finalized and poised to replace H.264/AVC [8].

Some hardware architectures for the integer DCT for HEVC have also been proposed for its real-time implementation. Ahmed et al. [9] decomposed the DCT matrices into sparse sub-matrices where the multiplications are avoided by using the lifting scheme. Shen et al. [10] used the multiplier less multiple constant multiplication (MCM) approach for four-point and eight-point DCT, and have used the normal multipliers with sharing techniques for 16 and 32-point DCTs. Park et al. [11] have used Chen’s factorization of DCT where the butterfly operation has been implemented by the processing element with only shifters, adders, and multiplexors. Budagavi and Sze [12] proposed a unified structure to be used for forward as well as inverse transform after the matrix decomposition. One key feature of HEVC is that it supports DCT of different sizes such as 4, 8, 16, and 32. Therefore, the hardware architecture should be flexible enough for the computation of DCT of any of these lengths.

The existing designs for conventional DCT based on constant matrix multiplication (CMM) and MCM can provide optimal solutions for the computation of any of these lengths, but they are not reusable for any length to support the same throughput processing of DCT of different transform lengths. Considering this issue, we have analyzed the possible implementations of integer DCT for HEVC in the context of resource requirement and reusability, and based on that, we have derived the proposed algorithm for hardware implementation. We have designed scalable and reusable architectures for 1-D and 2-D integer DCTs for HEVC that could be reused for any of the prescribed lengths with the same throughput of processing irrespective of transform size.

In the next section, we present algorithms for hardware implementation of the HEVC integer DCTs of different lengths 4, 8, 16, and 32. In Section III, we illustrate the design of the proposed architecture for the implementation of four-point and eight-point integer DCT along with a generalized design of integer DCT of length N, which could be used for the DCT of length N = 16 and 32. Moreover, we demonstrate the reusability of the proposed solutions in this section. In Section IV, we propose power-efficient designs of transposition buffers for full-parallel and folded implementations of 2-D Integer DCT. In Section V the simulation results of the proposed architectures for HEVC are discussed.

II. ALGORITHM FOR HARDWARE IMPLEMENTATION OF INTEGER DCT FOR HEVC

In the Joint Collaborative Team-Video Coding (JCT-VC), which manages the standardization of HEVC, Core Experiment 10 (CE10) studied the design of core transforms over several meeting cycles [13]. The eventual HEVC transform design [14] involves coefficients of 8-bit size, but does not allow full factorization unlike other competing proposals [13]. It however allows for both matrix multiplication and partial butterfly implementation. In this section, we have used the partial-butterfly algorithm of [14] for the computation of integer DCT along with its efficient algorithmic transformation for hardware implementation.
D. Mohana Murali, V. Ashok Kumar

A. Key Features of Integer DCT for HEVC

The N-point integer DCT for HEVC given by [14] can be computed by a partial butterfly approach using a \((N/2)\)-point DCT and a matrix–vector product of \((N/2) \times (N/2)\) matrix with an \((N/2)\)-point vector as:

\[
\begin{bmatrix}
  y(0) \\
  y(2) \\
  \vdots \\
  y(N-4) \\
  y(N-2)
\end{bmatrix} = \begin{bmatrix}
  C_{N/2}
\end{bmatrix} \begin{bmatrix}
  x(0) \\
  x(1) \\
  \vdots \\
  x(N/2-2) \\
  x(N/2-1)
\end{bmatrix}
\]  

(1a)

And

\[
\begin{bmatrix}
  y(1) \\
  y(3) \\
  \vdots \\
  y(N-3)
\end{bmatrix} = \begin{bmatrix}
  b(0) \\
  b(2) \\
  \vdots \\
  b(N/2-2) \\
  b(N/2-1)
\end{bmatrix}
\]

(1b)

Where

\[
a(i) = x(i) + x(N - i - 1)
\]

\[
b(i) = x(i) - x(N - i - 1)
\]

(2)

for \(i = 0, 1, \ldots, N/2 - 1\). \(X = [x(0), x(1), \ldots, x(N-1)]\) is the input vector and \(Y = [y(0), y(1), \ldots, y(N-1)]\) is \(N\)-point DCT of \(X\). \(C_{N/2}\) is \((N/2)\)-point integer DCT kernel matrix of size \((N/2) \times (N/2)\). \(M_{N/2}\) is also a matrix of size \((N/2) \times (N/2)\) and its \((i, j)\)th entry is defined as

\[
mi,jN/2 = c_{2i+1,jN} \text{ for } 0 \leq i, j \leq N/2 - 1
\]

(3)

where \(c_{2i+1,jN}\) is the \((2i + 1, j)\)th entry of the matrix \(C_N\). Note that (1a) could be similarly decomposed, recursively, further using \(CN/4\) and \(MN/4\). We have referred to the direct implementation of DCT based on (1)–(3) as the reference algorithm in the remainder of this paper.

B. Hardware Oriented Algorithm

Direct implementation of (1) requires \(N^2/4 + \text{MULN}/2\) multiplications, \(N^2/4 + N/2 + \text{ADDN}/2\) additions, and 2 shifts where \(\text{MULN}/2\) and \(\text{ADDN}/2\) are the number of multiplications and additions/subtractions of \((N/2)\)-point DCT, respectively. Computation of (1) could be treated as a CMM problem [15]–[17]. Since the absolute values of the coefficients in all the rows and columns of matrix \(M\) in (1b) are identical, the CMM problem can be implemented as a set of \(N/2\) MCMs that will result in a highly regular architecture and will have low-complexity implementation. The kernel matrices for four-, eight-, 16-, and 32-point integer DCT for HEVC are given in [14], and 4- and eight-point integer DCT are represented, respectively, as

\[
\begin{bmatrix}
  64 & 64 & 64 & 64 \\
  89 & 75 & 70 & 65 \\
  83 & 76 & 71 & 66 \\
  75 & 77 & 73 & 68 \n\end{bmatrix}
\]

\[
C_8 =
\]

(4)

And

\[
\]

Based on (1) and (2), hardware oriented algorithms for DCT computation can be derived in three stages as in Table I. For 8-, 16-, and 32-point DCT, even indexed coefficients of \([y(0), y(2), y(4), \ldots, y(N - 2)]\) are computed as 4-, 8-, and 16-point DCTs of \([a(0), a(1), a(2), \ldots, a(N/2-1)]\), respectively, according to (1a). In Table II, we have listed the arithmetic complexities of the reference algorithm and the MCM-based algorithm for four-, eight-, 16-, and 32-point DCT.

TABLE I: 3-STAGEs Hardware Oriented Algorithms for the Computation of 4-, 8-, 16-, and 32-Point DCT
III. PROPOSED ARCHITECTURES FOR INTEGER DCT COMPUTATION

In this section, we present the proposed architecture for the computation of integer DCT of length 4. We also present a generalized architecture for integer DCT of higher lengths.

A. Proposed Architecture for Four-Point Integer DCT

The proposed architecture for four-point integer DCT is shown in Fig. 1(a). It consists of an input adder unit (IAU), a shift-add unit (SAU), and an output adder unit (OAU). The IAU computes \( a(0), a(1), b(0), \) and \( b(1) \) according to Stage-1 of the algorithm as described in Table I. The computations of \( t_4, 36 \) and \( t_8, 83 \) are performed by two SAUs according to Stage-2 of the algorithm. The computation of \( t_0, 64 \) and \( t_4, 64 \) does not consume any logic since the shift operations could be rewired in hardware. The structure of SAU is shown in Fig. 1(b). Outputs of the SAU are finally added by the OAU according to Stage-3 of the algorithm.

B. Proposed Architecture for Integer DCT of Length 8 and Higher Length DCTs

The generalized architecture for N-point integer DCT based on the proposed algorithm is shown in Fig. 2. It consists of four units, namely the IAU, \((N/2)\)-point integer DCT unit, SAU, and OAU. The IAU computes \( a(i) \) and \( b(i) \) for \( i = 0, 1, ..., N/2 - 1 \) according to Stage-1 of the algorithm of Section II-B. The SAU provides the result of multiplication of input sample with DCT coefficient by Stage-2 of the algorithm. Finally, the OAU generates the output of DCT from a binary adder tree of \( \log_2 N - 1 \) stages. The combinational logics for control units are shown in Fig. 3(a)–(c), respectively, illustrates the structures of IAU, SAU, and OAU in the case of eight-point integer DCT. Four SAUs are required to compute \( t_{i,80}, t_{i,75}, t_{i,50}, \) and \( t_{i,18} \) for \( i = 0, 1, 2, \) and \( 3 \) according to Stage-2 of the algorithm. The outputs of SAUs are finally added by two-stage adder tree according to Stage-3 of the algorithm. Structures for 16- and 32-point integer DCT can also be obtained similarly.

C. Reusable Architecture for Integer DCT

The proposed reusable architecture for the implementation of DCT of any of the prescribed lengths is shown in Fig. 4(a). There are two \((N/2)\)-point DCT units in the structure. The input to one \((N/2)\)-point DCT unit is fed through \((N/2)\) 2:1 MUXes that selects either \( \{a(0), ..., a(N/2 - 1)\} \) or \( \{x(0), ..., x(N/2 - 1)\} \), depending on whether it is used for \( N \)-point DCT computation or for the DCT of a lower size. The other \((N/2)\)-point DCT unit takes the input \( \{x(N/2), ...,x(N - 1)\} \) when it is used for the computation of DCT of \( N/2 \) point or a lower size, otherwise, the input is reset by an array of \((N/2)\) AND gates to disable this \((N/2)\)-point DCT unit. The output of this \((N/2)\)-point DCT unit is multiplexed with that of the OAU, which is preceded by the SAUs and IAU of the structure. The \( N \) AND gates before IAU are used to disable the IAU, SAU, and OAU when the architecture is used to compute \((N/2)\)-point DCT computation or a lower size. The input of the control unit, \( m_8 \) is used to decide the size of DCT computation. Specifically, for \( N = 32, m_{32} \) is a 2-bits signal that is set to \( \{00\}, \{01\}, \{10\}, \) and \( \{11\} \) to compute four-, eight-, 16-, and 32-point DCT, respectively.

The control unit generates \( sel_1 \) and \( sel_2 \), where \( sel_1 \) is used as control signals of \( N \) MUXes and input of \( N \) AND gates before IAU. \( sel_2 \) is used as the input \( m_{(N/2)} \) to two lower size reusable integer DCT units in a recursive manner. The combinational logics for control units are shown in Fig. 4(b) and (c) for \( N = 16 \) and 32, respectively. For \( N = 8, m_8 \)
is a 1-bit signal that is used as sel 1 while sel 2 is not required since four-point DCT is the smallest DCT. The proposed structure can compute one 32-point DCT, two 16-point DCTs, four eight-point DCTs, and eight four-point DCTs, while the throughput remains the same as 32 DCT coefficients per cycle irrespective of the desired transform size.

The structure of the proposed 4 × 4 transposition buffer is shown in Fig. 5(b). It consists of 16 registers arranged in four rows and four columns. (N × N ) transposition buffer can store N values in any one column of registers by enabling them by one of the enable signals EN, for i = 0, 1, · · ·, N – 1. One can select the content of one of the rows of registers through the MUXes. During the first N successive cycles, the DCT module receives the successive columns of (N ×N ) block of input for the computation of STAGE-1, and stores the intermediate results in the registers of successive columns in the transposition buffer. In the next N cycles, contents of successive rows of the transposition buffer are selected by the MUXes and fed as input to the 1-D DCT module. N MUXes are used at the input of the 1-D DCT module to select either the columns from the input buffer (during the first N cycles) or the rows from the transposition buffer (during the next N cycles).

The structure of the proposed DCT is shown in Fig. 5(a). It consists of two N -point 1-D DCT modules and a transposition buffer. The structure of the 4 × 4 transposition buffer for full-parallel structure is shown in Fig. 6(b). It consists of 16 register cells (RC) [shown in Fig. 6(c)] arranged in four rows and four columns. N × N transposition buffer can store N values in a cycle either row-wise or column-wise by selecting the inputs by the MUXes at the input of RCs. The output from RCs can also be collected either row-wise or column-wise. To read the output from the buffer, N number of (2N – 1):1 MUXes [shown in Fig. 6(d)] are used, where outputs of the ith row and the ith column of RCs are fed as input to the ith MUX. For the first N successive cycles, the ith MUX provides

---

**IV. PROPOSED STRUCTURE FOR 2-D INTEGER DCT**

Using its separable property, an (N × N)-point 2-D integer DCT could be computed by the row-column decomposition technique in two distinct stages.

- **Stage 1:** N -point 1-D integer DCT is computed for each column of the input matrix of size (N × N) to generate an intermediate output matrix of size (N × N).
- **Stage 2:** N -point 1-D DCT is computed for each row of the intermediate output matrix of size (N × N) to generate desired 2-D DCT of size (N × N).

We present here a folded architecture and full-parallel architecture for the 2-D integer DCT, along with the necessary transposition buffer to match them without internal data movement.

**A. Folded Structure for 2-D Integer DCT**

The folded structure for the computation of (N × N)-point 2-D integer DCT is shown in Fig. 5(a). It consists of one N -point 1-D DCT module and a transposition buffer.

![Fig. 3. Proposed architecture of eight-point integer DCT and IDCT. (a) Structure of IAU. (b) Structure of SAU. (c) Structure of OAU.](image)
output of $N$ successive RCs on the $i$th row. In the next $N$ successive cycles, the $i$th MUX provides output of $N$ successive RCs on the $i$th column. By this arrangement, in the first $N$ cycles, we can read the output of $N$ successive columns of RCs and in the next $N$ cycles, we can read the output of $N$ successive rows of RCs. The transposition buffer in this case allows both read and write operations concurrently. If for the $N$ cycles, operations with the transposition buffer continues. The transposition buffer in this case introduces a pipeline latency of $N$ cycles required to fill in the transposition buffer for the first time.

Fig.5. Folded structure of $(N \times N)$-point 2-D integer DCT. (a) Folded 2-D DCT architecture. (b) Structure of the transposition buffer for input size $4 \times 4$.

Fig.6. Full-parallel structure of $(N \times N)$-point 2-D integer DCT. (a) Fullparallel 2-D DCT architecture. (b) Structure of the transposition buffer for input size $4 \times 4$. (c) Register cell $RC_{ij}$. (d) 7-to-1 MUX for $4 \times 4$ transposition buffer.

V. IMPLEMENTATION RESULTS

A. Simulation Results of 1-D Integer DCT

We have coded the architecture derived from the reference algorithm of Section II as well as the proposed architectures for different transform lengths in Verilog, and simulated by using Xilinx. The word length of input samples is chosen to be 16 bits.

B. Simulation Results of 2-D Integer DCT

We also simulated the folded and full-parallel structures for 2-D integer DCT. The 2-D full-parallel structure yields 32 samples in each cycle after initial latency of 32 cycles providing double the throughput of the folded structure. However, the full-parallel architecture consumes more power than the folded architecture since it has two 1-D DCT units and nearly the same complexity of transposition buffer while the throughput of full-parallel design is double the throughput of folded design.
VI. SUMMARY AND CONCLUSION
In this paper, we have proposed area- and power-efficient architectures for the implementation of integer DCT of different lengths to be used in HEVC. The computation of N-point 1-D DCT involves an (N/2)-point 1-D DCT and a vector-matrix multiplication with a constant matrix of size (N/2) × (N/2). We have used the proposed architecture to derive a reusable architecture for DCT that can compute the DCT of lengths 4, 8, 16, and 32 with throughput of 32 output coefficients per cycle. We have proposed power-efficient architectures for folded and full-parallel implementations of 2-D DCT, where no data movement takes place within the transposition buffer.

VII. REFERENCES